
Hardware Reference Manual

COPYRIGHT

© 1983 by VICTOR.®

Portions reprinted by permission of Intel Corporation INTEL,
©1978 and 1981.

Portions reprinted by permission of Motorola, Inc.,
©1978.

Portions reprinted by permission of Synertec, Inc., ©1980.

All rights reserved. This publication contains proprietary information which is protected by copyright. No part of this publication may be reproduced, transcribed, stored in a retrieval system, translated into any language or computer language, or transmitted in any form whatsoever without the prior written consent of the publisher. For information contact:

VICTOR Publications
380 El Pueblo Road
Scotts Valley, CA 95066
(408) 438-6680

TRADEMARKS

VICTOR is a registered trademark of Victor Technologies, Inc.

NOTICE

VICTOR makes no representations or warranties of any kind whatsoever with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. VICTOR shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this publication or its contents.

VICTOR reserves the right to revise this publication from time to time and to make changes in the content hereof without obligation to notify any person of such revision or changes.

Second VICTOR printing April, 1983.

CONTENTS

1. System Description	1
Processor Unit	2
Display Unit	2
Keyboard Unit	2
 2. Processor Unit	
Main Logic Board	3
8088 Central Processing Unit (CPU)	3
Execution Unit	5
Bus Interface Unit	5
General Registers	6
Segment Registers	7
Instruction Pointer	8
Flags	8
8080/8085 Register and Flag Correspondence	9
Memory	10
Storage Organization	10
Segmentation	11
Physical Address Generation	13
Dynamically Relocatable Code	16
Stack Implementation	17
Dedicated and Reserved Memory Locations	18
8086/8088 Memory Access	18
Input/Output	18
Memory Mapped I/O	18
Direct Memory Access	19
Wait and Test	19
Processor Control and Monitoring Interrupts	19
External Interrupts	21
Internal Interrupts	22
Interrupt Pointer Table	23
Interrupt Procedures	25
Breakpoint Interrupt	27
System Reset	27
Processor Halt	28
Addressing Modes	28
Register and Immediate Operands	28
Memory Addressing Modes	29
Effective Address	29
Direct Addressing	30
Register Indirect Addressing	30
Based Addressing	31
Indexed Addressing	32
Based Indexed Addressing	33
String Addressing	34
I/O Port Addressing	35
Boot ROM	35
Input/Output (I/O) Functions	35
Serial Ports	36
Parallel Port	36

Control Port	36
Audio Section	36
Keyboard Interface	38
Disk Interface	38
Expansion Bus	39
Display	39
Screen Buffer	40
Font Pointer	40
Attribute Bits	41
Reverse Video	41
Display High/Low Intensity	41
Display Underline/Strikeover	41
Nondisplay Attribute	41
Software Attribute	41
Font Cell	42
Display Brightness	43
Display Contrast	43
High Resolution Mode	43
Disk Drive Assembly	44
Functional Description	44
Reading Data	44
Header Search	44
Data Transfer	44
Writing Data	46
Verification	46
Formatting	46
Positioning	47
Speed Control	47
Physical Description	47
Motor Speed Control	47
Data Encoding Technique-GCR	49
Read Channel	49
Write Channel	50
Sector Format	50
Track Format	51
Physical Bus Interface	51
Power Supply	51
3. Display Unit	53
4. Keyboard Unit	55
Appendixes	
A. 8088 Instruction Set	57
Introduction	57
Data Transfer Instructions	58
General Purpose Data Transfers	59
MOV destination, source	59
PUSH source	59
POP destination	59
XCHG destination, source	59
XLAT translate-table	59
IN accumulator, port	59
OUT port, accumulator	59
Address Object Transfers	59
LEA destination, source	60
LDS destination, source	60

LES destination, source	60
Flag Transfers	60
LAHF	60
SAHF	62
PUSHF	62
POPF	62
Arithmetic Instructions	63
Arithmetic Data Formats	63
Arithmetic Instructions and Flags	65
Addition	66
ADD destination, source	66
ADC destination, source	66
INC destination	66
AAA	66
DAA	66
Subtraction	66
SUB destination, source	66
SBB destination, source	66
DEC destination	66
NEG destination	66
CMP destination, source	67
AAS	67
DAS	67
Multiplication	67
MUL source	67
IMUL source	67
AAM	68
Division	68
DIV source	68
IDIV source	68
AAD	68
CBW	69
CWD	69
Logical	69
NOT destination	70
AND destination, source	70
OR destination, source	70
XOR destination, source	70
TEST destination, source	70
Shifts	70
SHL/SAL destination, count	70
SHR destination, source	70
SAR destination, count	71
Rotates	71
ROL destination, count	71
RCL destination, count	71
RCR destination, count	71
String Instructions	71
REP/REPE/REPZ/REPNE/REPNZ	73
MOVS <i>destination-string, source-string</i>	73
MOVSB/MOVSX	73
CMPS <i>destination string, source-string</i>	74
SCAS <i>destination-string</i>	74
LODS <i>source-string</i>	74
STOS <i>destination-string</i>	74
Program Transfer Instructions	74

Unconditional Transfers	76
CALL <i>procedure-name</i>	76
RET <i>optional-pop-value</i>	77
JMP <i>target</i>	77
Conditional Transfers	77
Iteration Control	78
LOOP <i>short-label</i>	78
LOOPE/LOOPZ <i>short-label</i>	78
LOOPNE/LOOPNZ <i>short-label</i>	78
JCXZ <i>short-label</i>	79
Interrupt Instructions	79
INT <i>interrupt-type</i>	79
INTO	79
IRET	79
Processor Control Instructions	79
Flag Operations	80
CLC	80
CMC	80
STC	80
CLD	80
STD	80
CLI	80
STI	80
External Synchronization	81
HLT	81
WAIT	81
ESC <i>external-opcode, source</i>	81
LOCK	81
NO OPERATION: NOP	81
Instruction Set Reference Information	81
B. Expansion Bus Definition	83
C. Memory Mapped I/O Address and Bit Assignments	89
D. The Display System	95
Introduction	95
High Resolution Mode	97
Brightness and Contrast Control	97
Circuit Description	98
CRTC Device Operation Overview	99
Interface Signals to the CPU	99
Bidirectional Data Bus (ID0-ID7)	99
Read/Write (R/W)	100
Chip Select (CS)	100
Register Select (RS)	100
Enable (E)	100
Reset (RES)	100
Interface Signals to Display Circuits	100
Character Clock (CLK)	100
Horizontal Sync (HSYNC)	100
Vertical Sync (VSYNC)	100
Display Timing (DISPTMG)	100
Refresh Memory Address MA0-MA13	100
Raster Address (RA0-RA4)	101
Cursor Display (CUDISP)	101
Light Pen Strobe (LBSTB)	101

Internal Registers	101
Address Register (AR)	101
Horizontal Total Register (RO)	101
Horizontal Displayed Register (RI)	101
Horizontal Sync Position Register (R2)	101
Sync Width Register (R3)	101
Vertical Total Register (R4)	101
Vertical Total Adjust Register (R5)	102
Vertical Displayed Register (R6)	102
Vertical Sync Position Register (R7)	103
Interlace Skew Register (R8)	103
Interlace Mode Program Bits (V,S)	103
Skew Program Bit (C1, C0, D1, D0)	103
Maximum Raster Address Register (R9)	104
Cursor Start Raster Register (R10)	105
Cursor End Raster Register (R11)	105
Start Address Registers (R12, R13)	105
Cursor Registers (R14, R15)	105
Light Pen Registers (R16, R17)	105
Restrictions on Programming Internal Registers	106
Noninterlace Mode Display	106
Interlace Sync Mode Display	106
Interlace Sync and Video Mode Display	106
Cursor Control	107
 E. Audio System Hardware	109
Input Signal Conditioning	109
Output Conditioning and Power Amplifier	109
SSDA Device Operation	110
Overview	110
Initialization	110
Transmitter Operation	111
Receiver Operation	111
Synchronization	111
Receiving Data	112
Input/Output Functions	112
SSDA Interface Signals for CPU	112
SSDA Bidirectional Data (ID0-ID7)	112
SSDA Enable (PHASE2)	113
Read/Write (R/W)	113
Chip Select (CS)	113
Register Select (RS)	113
Interrupt Request (IRQ)	113
Reset Input	113
Clock Inputs	113
Transmit Clock (Tx Clk)	113
Receive Clock (Rx Clk)	114
Serial Input/Output Lines	114
Receive Data (Rx Data)	114
Transmit Data (Tx Data)	114
SSDA Registers	114
Control Register 1 (C1)	115
Receiver Reset (Rx Rs), C1 Bit 0	115
Transmitter Reset (Tx Rs), C1 Bit 1	115
Strip Synchronization Characters (Strip-Sync), C1 Bit 2	115

Clear Synchronization (Clear Sync), C1 Bit 3	115
Transmitter Interrupt Enable (TIE), C1 Bit 4	115
Receiver Interrupt Enable (RIE), C1 Bit 5	115
Address Control 1 (AC1) and Address Control 2 (AC2), C1 Bits 6 and 7	115
Control Register 2 (C2)	115
Peripheral Control 1 (PC1) and Peripheral Control 2 (PC2), C2 Bits 0 and 1	116
1-Byte/2-Byte Transfer (1-Byte/2-Byte), C2 Bit 2	116
Word Length Selects (WS1, WS2, WS3), C2 Bits 3, 4 and 5	116
Transmit Sync-Code on Underflow (Tx Sync), C2 Bit 6	116
Error Interrupt Enable (EIE), C2 Bit 7	116
Control Register 3 (C3)	116
External/Internal Sync Mode Control (E/1 Sync), C3 Bit 0	116
One-Sync-Character/Two-Sync Character Mode Control (1 Sync/2 Sync), C3 Bit 1	117
Clear CTS Status (Clear CTS), C3 Bit 2	117
Clear Transmit Underflow Status (CTUF), C3 Bit 3	117
Sync-Code Register	117
Parity for Sync Character	117
Transmitter	117
Receiver	118
During Synchronization	118
After Synchronization is Established	118
Receive Data First-In First-Out Register (Rx Data FIFO) ...	118
Transmit Data First-In First-Out Register (TX data FIFO) ...	119
Status Register	119
Receiver Data Available (RDA), S Bit 0	119
Transmitter Data Register Available (TDRA), S Bit 1	119
Data Carrier Detect (DCD), S Bit 2	120
Clear-to-Send (CTS), S Bit 3	120
Transmitter Underflow (TUF), S Bit 4	120
Receiver Overrun (Rx Ovrn), S Bit 5	120
Receiver Parity Error (PE), S Bit 6	120
Interrupt Request (IRQ), S Bit 7	120
Status Register	120
IRQ Bit 7	120
Bits 6 to 0	120
PE Bit 6	120
RX Ovrn Bit 5	121
TUF Bit 4	121
CTS Bit 3	121
DCD Bit 2	121
TDRA Bit 1	121
RDA Bit 0	121
Control Register 1	121
AC2, AC1 Bits 7, 6	121
RIE Bit 5	121
TIE Bit 4	121
Clear Sync Bit 3	121
Strip Sync Bit 2	121
Tx Rs Bit 1	121
Rx Rs Bit 0	121

Control Register 2	121
CTUF Bit 3	121
Clear CTS Bit 2	121
1 Sync/2 Sync Bit 1	121
E/1 Sync Bit 0	121
Control Register 3	121
EIE Bit 7	121
Tx Sync Bit 6	121
WS3, WS2, WS1 Bits 5, 4 and 3	121
1-Byte/2-Byte Bit 2	122
PC2, PC1 Bits 1 and 0	122
Codec Device Operation	122
The Delta Modulator	122
The Companding Algorithm	123
 F. Keyboard Specifications	 125
Mechanical Specifications	125
Key Total Travel	125
Actuation Force	125
Reliability	125
Key Spacing	125
Key Sideplay	125
Key Top Dimension	125
Key Surface	125
Key Switch Pressures	125
Electrical Specifications	125
Input Power	125
Rollover	125
Connector	125
Logical Specifications	126
Protocol Definition	126
Reserved Keyboard Codes	127
Environmental Specifications	127
Operating Temperature	127
Storage Temperature	127
Humidity	127
Material	127
Keyboard Approvals	127
Vibration	127
Shock	127
Keyboard Layout	127
Keyboard Timing Diagram	127
 G. Communications Controller Specification	 129
Introduction	129
Features	129
Pin Description	130
Protocols	134
Asynchronous Protocol	135
Synchronous Character-Oriented Protocols	135
Synchronous Bit-Oriented Protocols	135
Functional Description	137
Transmitter	137
Asynchronous Mode	139
COP Synchronous Modes	140
SDLC (/HDLC BOP Synchronous) Mode	141

Receiver	142
Asynchronous Mode	144
Synchronous Modes	145
SDLC (/HDLC BOP Synchronous) Mode	146
Bus Interface Controller	147
Bus Control Logic	147
Interrupt Control Logic	148
DMA Control Logic	152
Clock and Reset Control Logic	154
Programming The MPSC ²	154
MPSC ² Registers	154
Control Register 0	155
Control Register 1	157
Control Register 2 (Channel A)	159
Control Register 2 (Channel B)	161
Control Register 3	161
Control Register 4	163
Control Register 5	164
Control Register 6	167
Control Register 7	167
Status Register 0	168
Status Register 1	170
Status Register 2	172
MPSC ² Programming Examples	173
Application Hints	193
Designing with the MPSC ²	193
8080/86-Type Processors	193
Other Processor Types	193
Using the MPSC ² with DMA Controllers	195
Vectored Interrupts Without Using $\overline{\text{PRI}}$	195
To DMA or Not to DMA	195
Handling an SDLC Underrun Fault	197
Sending Synchronous Pad Characters	197
Transmitting Bisync Transparent Mode	197
Vectoring the MPSC ² in Non-Vectored Mode	197
H. 6522 Versatile Interface Specification	199
Absolute Maximum Ratings	200
Electrical Characteristics	200
Read Timing Characteristics	201
Write Timing Characteristics	202
Peripheral Interface Characteristics	203
Pin Descriptions	206
$\overline{\text{RES}}$ (Reset)	206
o/2 (Input Clock)	206
R/W (Read/Write)	206
DBO-DB7(Data Bus)	206
CS1, $\overline{\text{CS2}}$ (Chip Selects)	207
RS0-RS3 (Register Selects)	207
$\overline{\text{IRQ}}$ (Interrupt Request)	207
PA0-PA7 (Peripheral A Port)	207
CA1, CA2 (Peripheral A Control Lines)	207
PB0-PB7 (Peripheral B Port)	208
CB1, CB2 (Peripheral B Control Lines)	208
Functional Description	209

Port A and Port B Operation	209
Handshake Control of Data Transfers	209
Read Handshake	211
Write Handshake	212
Timer Operation	212
Timer 1 One-Shot Mode	214
Timer 1 Free-Run Mode	215
Timer 2 Operation	216
Timer 2 One-Shot Mode	216
Timer 2 Pulse Counting Mode	216
Shift Register Operation	216
Interrupt Operation	217
SR Disabled (000)	218
Shift In Under Control of T_2 (001)	218
Shift In Under Control of ϕ_2 (010)	218
Shift In Under Control of External Clock (011)	218
Shift Out Free-Running at T_2 (100)	219
Shift Out Under Control of T_2 (101)	219
Shift Out Under Control of ϕ_2 (110)	219
Shift Out under Control of External CB1 Clock (111)	220
I. Assembly Language Reference Data	223
8086 Register Model	223
Operand Summary	224
Second Instruction Byte Summary	224
Memory Segmentation Model	225
Instruction Set Data	225
Key to Flag Effects	226
Data Transfer	226
MOV Move	226
PUSH Push	227
POP Pop	227
XCHG Exchange	227
IN Input to AL/AX from	227
OUT Output from AL/AX to	228
XLAT Translate Byte to AL	228
LEA Load EA to Register	228
LDS Load Pointer to DS	228
LES Load Pointer to ES	228
LAHF Load AH with Flags	228
SAHF Store AH into Flags	228
PUSHF Push Flags	229
POPF Pop Flags	229
Arithmetic	229
ADD Add	229
ADC Add with Carry	229
INC Increment	230
AAA ASCII Adjust for Add	230
DAA Decimal Adjust for Add	230
SUB Subtract	230
SBB Subtract with Borrow	231
DEC Decrement	231
NEG Change Sign	231
CMP Compare	231
AAS ASCII Adjust for Subtract	232
DAS Decimal Adjust for Subtract	232
MUL Multiply (Unsigned)	232

IMUL Integer Multiply (Signed)	232
AAM ASCII Adjust for Multiply	232
DIV Divide (Unsigned)	232
IDIV Integer Divide (Signed)	233
AAD ASCII Adjust for Divide	233
CBW Convert Byte to Word	233
CWD Convert Word to Double Word	233
Logic	233
NOT Invert	233
SHL/SAL Shift Logical/Arithmetic Left	233
SHR Shift Logical Right	233
SAR Shift Arithmetic Right	234
ROL Rotate Left	234
ROR Rotate Right	234
RCL Rotate Through Carry Left	234
RCR Rotate Through Carry Right	234
AND And	235
TEST And Function to Flags, No Result	235
OR Or	235
XOR Exclusive Or	236
String Manipulation	236
REP Repeat	236
MOVS Move String	236
CMPS Compare String	236
SCAS Scan String	237
LODS Load String	237
STOS Store String	237
Control Transfer	237
CALL Call	237
JMP Unconditional Jump	237
RET Return from Call	238
JE/JZ Jump on Equal/Zero	238
JL/JNGE Jump on Less/Not Greater or Equal	239
JLE/JNG Jump on Less or Equal/Not Greater	239
JB/JNAE Jump on Below/Not Above or Equal	239
JBE/JNA Jump on Below or Equal/Not Above	239
JP/JPE Jump on Parity/Parity Even	239
JO Jump on Overflow	239
JS Jump on Sign	239
JNE/JNZ Jump on Not Equal/Not Zero	239
JNL/JGE Jump on Not Less/Greater or Equal	239
JNLE/JG Jump on Not Less or Equal/Greater	240
JNB/JAE Jump on Not Below/Above or Equal	240
JNBE/JA Jump on Not Below or Equal/Above	240
JNP/JPO Jump on Not Parity/Parity Odd	240
JNO Jump on Not Overflow	240
JNS Jump on Not Sign	240
LOOP Loop CX Times	240
LOOPZ/LOOPE Loop While Zero/Equal	241
LOOPNZ/LOOPNE Loop While Not Zero/Not Equal	241
JCXZ Jump on CX Zero	241
INT Interrupt	241
INTO Interrupt on Overflow	241
IRET Interrupt Return	242
Processor Control	242
CLC Clear Carry	242

STC Set Carry	242
CMC Complement Carry	242
NOP No Operation	242
CLD Clear Direction	242
STD Set Direction	243
CLI Clear Interrupt	243
STI Set Interrupt	243
HLT Halt	243
WAIT Wait	243
LOCK Bus Lock Prefix	243
ESC Escape (to External Device)	243
Processor Reset Register Initialization	244
8088 Reserved Locations	244
Mnemonic Index	244
8088 Instruction Set Matrix	245
Mnemonic Index	245
 J. Sample SIRIUS 1 Software Drivers	 247
Keyboard	247
Hardware Bit Definitions	247
External Routines	248
Keyboard Stateware	248
Keyboard Support Routines	249
CRT	250
Controller Chip Register	250
Cursor-Display Mode Control	250
Cursor Positioning	251
Video Contrast and Brightness	251
Display RAM/Font Cells	252
Hardware Initialization	252
Sound/Codec	253
Variables and Hardware Definitions	253
Bell Control	253
Volume Control	254
Serial I/O	254
PPORT—Centronics Interface Routines	257

FIGURES

1	Typical Arrangement of Main Units	1
2	Main Logic Block Diagram	3
3	Overlapped Instruction Fetch and Execution	4
4	Execution and Bus Interface Units	5
5	General Registers	6
6	Segment Registers	7
7	Flags	9
8	8080/8085 Register Subset	10
9	Storage Organization	10
10	Instruction and Variable Storage	11
11	Storage of Word Variables	11
12	Storage of Pointer Variables	11
13	Segment Locations in Physical Memory	12
14	Currently Addressable Segments	12
15	Logical and Physical Addresses	14
16	Physical Address Generation	14
17	Dynamic Code Relocation	16
18	Stack Operation	17
19	Reserved and Dedicated Memory Locations	18
20	Interrupt Sources	20
21	Interrupt Processing Sequence	20
22	Processing Simultaneous Interrupts	24
23	Interrupt Pointer Table	25
24	Memory Address Computation	29
25	Direct Addressing	30
26	Register Indirect Addressing	31
27	Based Addressing	31
28	Accessing a Structure with Based Addressing	32
29	Indexed Addressing	32
30	Accessing an Array with Indexed Addressing	33
31	Based Indexed Addressing	33
32	Accessing a Stack Array with Based Indexed Addressing	34
33	String Operand Addressing	34
34	I/O Port Addressing	35
35	Audio Section Block Diagram	37
36	Display System Block Diagram	39
37	Display Operation	40
38	Font Cell Example	42
39	Block Diagram of a Font Cell	43
40	Disk Drive Assembly	44
41	Disk Track and Sector Layout	48
42	Sector Format	50
43	Processor Unit	52
A-1	String Operation Flow	61
A-2	Flag Storage Formats	62
B-1	Expansion Connector	87
B-2	Expansion Bus Interface Timing	88
D-1	Display System Organization	95

D-2	Screen Buffer Word Format	96
D-3	Cursor Control	107
F-1	Keyboard Timing Diagram	128
G-2.1	Functional Pinout	130
G-2.2	Pin Configuration	130
G-2.3	SYNC Output, External Synchronization	134
G-2.4	SYNC Output, Internal Synchronization	134
G-3.1	Asynchronous Data Character Format	136
G-3.2	BISYNC Message Format	136
G-3.4	Basic SDLC Frame	136
G-4.1	Block Diagram	137
G-4.2	Block Diagram MPSC ² Transmitter	138
G-4.3	Data Format Example for Less Than 8 Bits/Character	142
G-4.4	Block Diagram MPSC ² Receiver	143
G-4.5	Bus Interface Controller	148
G-4.6	MPSC ² Interrupt Conditions	150
G-4.7	Interrupt Timing	151
G-4.8	DMA Data Transfer Timing	152
G-4.9	Wait Mode Timing	153
G-5.1	Control Register 0	155
G-5.2	Control Register 1	157
G-5.3	Control Register 2 (Channel A)	159
G-5.4	Control Register 2 (Channel B)	161
G-5.5	Control Register 3	161
G-5.6	Control Register 4	163
G-5.7	Control Register 5	164
G-5.8	Control Register 6	167
G-5.9	Control Register 7	167
G-5.10	Status Register 0	168
G-5.11	Status Register 1	170
G-5.12	Status Register 2	172
G-5.13	Asynchronous Initialization for Polled Transmit and Receive	175
G-5.14	Asynchronous Receive	175
G-5.15	Asynchronous Transmit	176
G-5.16	Bisync Initialization Transmit	181
G-5.17	Bisync Initialization Receive	184
G-5.18	SDLC Initialization Transmit	188
G-5.19	SDLC Initialization Receive	192
G-6.1	uPD7201 Interface to 8080 Standard System Bus (Non-DMA)	193
G-6.2	6800/6502 to MPSC ² Adapter	193
G-6.3	6800/6502 to MPSC ² Adapter	194
G-6.4	INTA Generator for 2-80	194
G-6.5	DMA Interface	195
G-6.6	Priority Resolution Circuit for Nondaisy-chained Devices	196
H-1	SY6522 Block Diagram	199
H-2	Test Load (for All Dynamic Parameters)	201
H-3	Read Timing Characteristics	201
H-4	Write Timing Characteristics	202
H-5a	CA2 Timing for Read Handshake, Pulse Mode	203
H-5b	CA2 Timing for Read Handshake, Handshake Mode	204
H-5c	CA2, CB2 Timing for Write Handshake, Pulse Mode	204
H-5d	CA2, CB2 Timing for Write Handshake,	

	Handshake Mode	204
H-5e	Peripheral Data Input Latching Timing	205
H-5f	Timing for Shift Out with Internal or External Shift Clocking	205
H-5g	Timing For Shift In with Internal or External Shift Clocking	205
H-5h	External Shift Clock Timing	206
H-5i	Pulse Count Input Timing	206
H-6	SY6522 Internal Register Summary	207
H-7	Peripheral A Port Output Circuit	208
H-8	Peripheral B Port Output Circuit	208
H-9	Output Register B (ORB), Input Register B (IRB)	210
H-10	Output Register A (ORA), Input Register A (IRA)	210
H-11	Data Direction Registers (DDRB, DDRA)	211
H-12	Read Handshake Timing (Port A, only)	211
H-13	Write Handshake Timing	212
H-14	CA1, CA2, CB1, CB2 Control	213
H-15	T1 Counter Registers	213
H-16	T1 Latch Registers	213
H-17	Auxiliary Control Register	214
H-18	Timer 1 and Timer 2 One-Shot Mode Timing	214
H-19	Timer 1 Free-Run Mode Timing	215
H-20	T2 Counter Registers	216
H-21	Timer 2 Pulse Counting Mode	217
H-22	SR and ACR Control Bits	217
H-23	Shift Register Input Modes	219
H-24	Shift Register Output Modes	220
H-25	Interrupt Flag Register (IFR)	220
H-26	Interrupt Enable Register (IER)	221

TABLES

1	Implicit Use of General Registers	7
2	Logical Address Sources	15
3	Interrupt Priorities	23
4	CPU State Following RESET	28
5	Effective Address Calculation Time	30
6	Sector Components	50
7	Track Format	51
A-1	Data Transfer Instructions	58
A-2	Arithmetic Instructions	63
A-3	Arithmetic Interpretation of 8-bit Numbers	63
A-4	Bit Manipulation Instructions	69
A-5	String Instructions	72
A-6	String Instruction Register and Flag Use	72
A-7	Program Transfer Instructions	75
A-8	Interpretation of Conditional Transfers	78
A-9	Processor Control Instructions	80
B-1	Expansion Bus Pin Definition	83
B-2	Expansion Bus Loading	86
B-3	Inputs Driven with Open Collector Drivers	86
B-4	Inputs Direct to System 8259	86
C-1	8259A (PIC IOD0)	89
C-2	8253 (TIMER-IOD1)	89
C-3	7201 (COMM. CTRLR IOD2)	90
C-4	HD46505S (CRTC CSO)	90
C-5	6522 (VIA 1 CS1)	91
C-6	6522 (VIA 2 CS2)	91
C-7	6852 (SSDA CS3)	92
C-8	6522 (VIA 3 CS4)	92
C-9	6522 (VIA 4 CS5)	93
C-10	6522 (VIA 6 CS6)	93
C-11	6522 (VIA 5 CS7)	94
D-1	Recommended Values for CRTC Register Initialization ..	99
D-2	Pulse Width of Vertical Sync Signal	102
D-3	Pulse Width of Horizontal Sync Signal	102
D-4	Interlace Mode (D0, D1)	103
D-5	DISPTMG Skew Bit (D7, D6)	103
D-6	Cursor Skew Bit (D5, D4)	103
D-7	Cursor Display Mode (D6, D5)	105
D-8	Programmed Values into the Registers	106
D-9	Output Raster Address in Interlace Sync and Video Mode	107
E-1	SSDA Programming Model	114
E-2	Strip Sync Control Bit	118
E-3	Word Length Select	122
E-4	SM/DTR Output Control	122
E-5	Definitions and Functions of Pins	124
F-1	Pin Assignment	126
F-2	Switching Characteristics	127
G-4.1	Transmitter Control and Status Registers	139


G-4.2	Receiver Control and Status Registers	143
G-4.3	Read/Write Selection	148
G-4.4	Bus Interface Controller Control and Status Registers ...	149
G-4.5	Vectored Interrupt Mode	150
G-5.1	Control Registers	154
G-5.2	Status Registers	155
G-5.3	DMA Mode Selection	160
G-5.4	DMA/Interrupt Priorities	160
G-5.5	Interrupt Acknowledge Sequence Response	160
G-5.6	Received Bits/Character	162
G-5.7	Stop Bits	163
G-5.8	Synchronous Formats	164
G-5.9	Clock Rates	164
G-5.10	Transmitted Bits/Character	166
G-5.11	Transmitted Bits/Character for 5 Characters and Less	166
G-5.12	Residue Codes	171
G-5.13	Condition Affects Vector Modifications	173
H-1	Absolute Maximum Ratings	200
H-2	Electrical Characteristics	200
H-3	Read Timing Characteristics	201
H-4	Write Timing Characteristics	202
H-5	Peripheral Interface Characteristics	203

SYSTEM DESCRIPTION

1. SYSTEM DESCRIPTION

The system is designed for maximum operator comfort and comfort and ease of use. The system is composed of three modules, and occupies the desk space normally needed for an office typewriter. Its modules are: the processor unit, the display unit, and the keyboard unit. Coiled cables interconnect these stand-alone modules, allowing easy positioning and mobility. A standard configuration is shown in Figure 1.

Figure 1: Typical Arrangement of Main Units



The system can be connected to a wide variety of peripherals and accommodates local and long distance communications. Standard interfaces include a parallel port (Centronics or IEEE-488), programmable RS-232(V-24) channels, an internal control port, and an audio controller for digitized voice and tone output.

PROCESSOR UNIT

The processor unit physically supports the display unit, as shown in Figure 1. The main logic, disk drives, and power supply are housed in the processor unit. The two integral single-sided 5 1/4-inch floppy disk drives store up to 1.2 megabytes of information. The system incorporates a minimum 128K bytes of random access memory (RAM), expandable to 512K bytes.

DISPLAY UNIT

The display unit swivels and tilts to permit optimum adjustment of the viewing angle, and the unit incorporates a 12-inch antiglare screen to prevent eye strain. The display is 25 lines; each line has 80 characters. Characters are formed in a 10-x-16 font cell, providing a high resolution display. A bit-mapped graphics mode with 800-x-400-dot matrix screen resolution is available under software control. Software also controls the overall screen brightness, character contrast, and audio volume.

KEYBOARD UNIT

The keyboard unit is designed for comfort and ease of operation. It is completely software definable and features several keys that are specifically designed for special-function use in application programs. The keyboard contains separate typewriter and numeric/calculator keypad configurations, double-size general-function keys, special-function keys, and editing and cursor-control keys. A cluster of keys is also used to manipulate screen brightness, character contrast, and audio volume.

2. PROCESSOR UNIT


The heart of the processor unit is the Intel 8088 microprocessor. This processor is a version of the Intel 16-bit 8086 processor that contains an 8-bit bus interface. The 8088 is software-compatible with the 8086, and thus supports 16-bit operations, including multiply and divide. The processor has a 20-bit physical address space, providing 1 megabyte of addressable memory I/O.

As indicated earlier, the processor unit is the module that physically supports the display unit. It contains three basic assemblies: the main logic board, the disk drive assembly, and the power supply.

MAIN LOGIC BOARD

As shown in Figure 2, the main logic board is comprised of the central processing unit (CPU) section, the input/output (I/O) section, the display section, the disk interface section, and the expansion bus.

Figure 2: Main Logic Block Diagram



8088 CENTRAL PROCESSING UNIT (CPU)


Microprocessors execute programs by cycling through the following four steps:

1. Fetch the next instruction from memory.
2. Read an operand (if required by the instruction).
3. Execute the instruction.
4. Write the result (if required by the instruction).

These steps have historically been performed in a series or with a single bus cycle fetch overlap. The architecture of the 8088 CPU allocates the same steps to two separate processing units within the CPU. The execution unit (EU) executes instructions. The bus interface unit (BIU) fetches instructions, reads operands, and writes results.

The two units operate independently of each other, thus allowing overlap of instruction-fetch activity and instruction-execution activity. The time required to fetch instructions "disappears" because it no longer impacts instruction execution time; the next instruction to be executed by the EU has always already been fetched by the BIU. Figure 3 provides an example which illustrates this overlap and compares it to traditional microprocessor operation. In the example, overlapping reduces the elapsed time required to execute three instructions, and, during that execution time, allows two additional instructions to be fetched.


Figure 3: Overlapped Instruction Fetch and Execution



Execution Unit

All registers and data paths in the EU are 16 bits wide, providing for fast internal transfers. CPU status and control flags are maintained in the EU by a 16-bit arithmetic/logic unit (ALU) that manipulates the general registers and the instruction operands (Figure 4).

Figure 4: Execution and Bus Interface Units



The EU is not connected to the outside world via the system bus. It obtains instructions from a queue maintained by the BIU. When an instruction requires access to memory or to a peripheral device, the EU sends a request to the BIU to store or obtain the data. The BIU performs an address relocation that gives the EU access to a full megabyte of memory space.

Bus Interface Unit

The BIU performs all bus operations for the EU. Upon demand from the EU, the BIU transfers data between the CPU and the memory or an I/O device.

While the EU is executing instructions, the BIU fetches instructions from memory. The instructions are stored in an internal RAM array called the instruction stream queue. The 8088 instruction queue holds up to four bytes of the instruction stream. The queue size is sufficient to allow the BIU to keep the EU supplied with fetched instructions without monopolizing the system bus. The BIU fetches another instruction byte whenever: (1) one byte in the queue is empty and (2) there is no active request for bus access (Figure 3).


The instruction queue usually contains at least one byte of the instruction stream; the EU does not have to wait for instructions to be fetched. The instructions in the queue are those stored in the memory locations immediately adjacent to and higher than the instruction currently being executed. That is, the queue contains the next logical instructions, as long as execution proceeds serially. If the EU executes an instruction that transfers control to another location, the BIU resets the queue, fetches the instruction from the new address, passes it immediately to the EU, and then begins refilling the queue from the new location.

The BIU suspends instruction fetching whenever the EU requests a memory or I/O read or write. A fetch already in progress is completed before the EU's bus request is executed.

General Registers

The 8088 has eight 16-bit general registers (Figure 5). The general registers are divided into two sets of four registers: the data registers called the H&L group (H&L stands for "high and low"), and the pointer and index registers which are called the P&I group.

Figure 5: General Registers



The data registers are unique in that their upper (high) and lower halves are separately addressable. Each data register can be used interchangeably as a 16-bit register or as two 8-bit registers. However, the CPU registers are always accessed as 16-bit units. Data registers can be used without constraint in most arithmetic and logic operations. Certain instructions use specified registers implicitly (see Table 1), allowing compact, powerful encoding.

Table 1: Implicit Use of General Registers


REGISTER	OPERATIONS
AX	Word multiply, word divide, word I/O
AL	Byte multiply, byte divide, byte I/O, translate, decimal arithmetic
AH	Byte multiply, byte divide
BX	Translate
CX	String operations, loops
CL	Variable shift and rotate
DX	Word multiply, word divide, indirect I/O
SP	Stack operations
SI	String operations
DI	String operations

The pointer and index registers can also participate in most arithmetic and logic operations. All eight general registers fit the definition of "accumulator," as used with first and second generation microprocessors. The P&I registers (except for the BP register) are also used implicitly in some instructions, as shown in Table 1.

Segment Registers

One megabyte of memory space is divided into logical segments of up to 64K bytes each. The CPU has direct access to four segments at a time. The starting location (the base address) of each segment, is contained in the segment registers (see Figure 6). The CS register points to the current code segment; instructions are fetched from this segment. The SS register points to the current stack segment; stack operations are performed on locations in this segment. The DS register points to the current data segment and generally contains program variables. The ES register points to the current extra.

The segment registers can be accessed by programs and manipulated with several instructions.

Figure 6: Segment Registers

Instruction Pointer

The 16-bit instruction pointer (IP) is similar to the program counter (PC) in the 8080/8085 CPUs. The IP points to the next instruction. It is updated by the BIU so that it contains the offset (distance in bytes) of the next instruction from the beginning of the current code segment. During normal execution, the IP contains the offset of the next instruction to be fetched by the BIU. Whenever the IP is saved on the stack, it is automatically adjusted to point to the next instruction to be executed. Programs do not have direct access to the IP; however, instructions cause the IP to change and to be saved on and restored from the stack.

Flags

The 8088 has six 1-bit status flags that the EU posts (Figure 7). The flags reflect specified properties of the result of an arithmetic or logic operation. Different instructions affect the status flags differently. Another group of instructions is available that allows a program to alter its execution, depending on the result of a prior operation. This result is indicated by the state of these flags. Examples of conditions reflected by the flags are described below:

- ▶ The auxiliary carry flag (AF) is set when a carry out of the low nibble into the high nibble or a borrow from the high nibble into the low nibble of an 8-bit quantity (low-order byte of a 16-bit quantity) has occurred. This flag is used by decimal arithmetic instructions.
- ▶ The carry flag (CF) is set when a carry out of, or a borrow into, the high-order bit of the result (8- or 16-bit) has occurred. This flag is used by instructions that use the CF to add and subtract multibyte numbers. Rotate instructions also isolate a bit in memory or in a register by placing it in the CF.
- ▶ The overflow flag (OF) is set when an arithmetic overflow has occurred; that is, a significant digit has been lost (i.e., the size of the result exceeded the capacity of its destination location). An interrupt on overflow instruction is available to generate an interrupt in an arithmetic overflow.
- ▶ The sign flag (SF) is set when a result's high-order bit is a 1. Negative binary numbers are represented in the 8088 in standard two's complement notation. SF indicates the sign of the result (0=positive, 1=negative).
- ▶ The parity flag (PF) is set when the result has even parity (an even number of 1-bits).
- ▶ The zero flag (ZF) is set when the result of the operation is 0.

Three additional control flags (Figure 7) can be set and cleared by programs to alter processor operations:

- ▶ Setting the direction flag (DF) causes string instructions to auto-decrement (to process strings from high addresses to low maskable) interrupt requests. Clearing IF disables these interrupts. IF has no effect on nonmaskable interrupts generated externally or internally.